Compiler-Aided Run-Time Performance Speed-Up in Super-Scalar Processor

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Super-Scalar Processor Design

A super-scalar processor is one that is capable of sustaining an instruction-execution rate of more than one instruction per clock cycle. Maintaining this execution rate is primarily a problem of scheduling processor resources (such as functional units) for high utilrzation. A number of scheduling algorithms have been published, with wide-ranging claims of performance over the single-instructio...

متن کامل

Hoisting Branch Conditions - Improving Super-Scalar Processor Performance

The performance and hardware complexity of super-scalar architectures is hindered by conditional branch instructions. When conditional branches are encountered in a program, the instruction fetch unit must rapidly predict the branch predicate and begin speculatively fetching instructions with no loss of instruction throughput. Speculative execution has a high hardware cost, is limited by dynami...

متن کامل

Speed-up run-time reconfiguration implementation on FPGAs

Reconfigurable computing is certainly one of the most important emerging research topics over the last few years, in the field of digital processing architectures. The introduction of run-time reconfiguration (RTR) on FPGAs requires appropriate design flows and methodologies to fully exploit this new functionality. For that purpose we present an automatic design generation methodology for heter...

متن کامل

Super Scalar Processor using Chip Level Optical Interconnections

In this paper we present the design of a super-scalar processor constructed using optoelectronic components interconnected via high-speed free-space optical buses.

متن کامل

Design Verification of a Super-Scalar RISC Processor

This paper provides an overview of the design veriJcation methodology for HaL’s Sparc64 processor development. This activity covered approximately two and a hrf years of design development time. Objectives and challenges are discussed and the verification methodology is described. Monitoring mechanisms that give high observability to intemal design states, novel features that increase the simul...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Issues in Informing Science and Information Technology

سال: 2009

ISSN: 1547-5840,1547-5867

DOI: 10.28945/1102